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The  problem  of  state  assignment  of  a  discrete  automaton  aimed  to  decreasing  the
switching activity of memory elements in the implemented circuits is considered. To solve
this problem the probabilities of transitions between states of the automaton is taken into
account.
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INTRODUCTION
At present time, a great attention is paid to decreasing power consumption in designing
discrete devices based on CMOS technology. It is caused by the tendency to increase the work-
ing time of power supply for portable devices and, on the other hand, by the tendency to lower
acuity of the problem of heat rejection in designing VLSI circuits. Therefore one of the main
optimization criteria in designing discrete devices is amount of power consumption.
As it is said in [1, 2] the power consumption of a circuit built on the base of CMOS tech-
nology is proportional to switching activity of its logical and memory elements. It allows solv-
ing this problem at the level of logical design. In particular, decreasing power consumption can
be achieved in state encoding, i. e. when abstract symbols of states are assigned with Boolean
vectors [3 – 6]. The states of an automaton must be encoded in such a way that during the transi-
tion between its states, as few as possible memory elements change their state.
In this paper, the approach suggested in [6] is used. It is similar to that of [7], which is
used in [3, 4] as well. The method proposed below is named iterative because its fulfilling con-
sists of a sequence of iterations, and at each iteration an intermediate variable is introduced that
is a component of the state code of the automaton.
DESCRIPTION  OF  THE  METHOD
One of behavioral models of a discrete device is a finite automaton that consists of a set of
inputs A, a set of outputs B, a set of states Q and two functions, output function ?(a, q) = b and
transition function ?(a, q) = q+ where a ? A, b ? B, q, q+? Q and q+ is the state, to which the
automaton goes from q at the input a.
In the synthesis of a logical circuit, the functions ? and ? are transformed into a system of
Boolean functions by introducing Boolean vectors instead of abstract symbols a, b and q. Often,
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inputs and outputs are presented in the functional description of the synthesized circuit as binary
signals. The problem is to assign Boolean vectors (z1, z2, …, zk) to abstract symbols q of states of
a given automaton according to some optimization criterion. In this case, any state of the auto-
maton  will  be  presented  in  the  circuit  as  a  set  of  states  of  binary  memory  elements  where  the
state of i-th memory element is the value of intermediate variable zi. A Boolean vector
(z1, z2, …, zk) assigned to a state of an automaton is called the code of the state. Among numer-
ous variants of that encoding, such a variant must be chosen that guarantee as low switching ac-
tivity of memory elements as possible.
We consider the probabilities of transitions between states, and the larger probability of
transition between any pair of states, the less number of different components in the codes of
that states, no matter what is the direction of the transition. The way of calculating probabilities
will be described in the next section. Assume that the probabilities of transitions between states
are known.
The values of internal variables z1, z2, …, zk are specified in the following way.
The current situation in this process is characterized by partial codes of states
(z1, z2, …, zj), j < k, and a weighted graph G = (V, E) whose vertices correspond to the states of
the automaton. Two vertices of the graph are adjacent if the corresponded states have the same
partial codes. Each edge vsvt ? E is weighted with wst = 1 – p*st where p*st is the probability of
the transition between the states qs and qt corresponding to vertices vs and vt, no matter in which
direction, i. e. p*st = pst + pts where pst is the probability of the transition from qs to qt. Evidently,
to  lower  the  switching  activity  of  memory  elements,  the  short  Hamming distance  between the
codes of states qs and qt should be made if the probability p*st is high.
The process of state assignment of a given automaton is a sequence of steps.  At the j-th
step, a partition of the vertex set V of G into two subsets, A and B, is obtained, the variable zj is
introduced and receives the value 0 (or 1) for the states corresponding to vertices in A and value
1 (or 0) for the states corresponding to vertices in B. Then, the edges connecting vertices in A
with vertices in B are removed, and the next step, (j + 1)-th one is fulfilled. The process is over
when graph G becomes empty.
The problem to partition V into A and B is reduced to finding the maximum cut of G, i. e.
finding such a partition that the sum of weights of the edges connecting the vertices of A with
the vertices of B would  be  maximum.  At  the  last  step,  the  graph G is bipartite, and its edges
connect the vertices corresponding to the states, the probabilities of transition between which are
comparatively high. So, the Hamming distance between the codes of those states will be equal to
one.
How to solve that problem of partition exactly is described in [8]. But because of heuristic
approach to the state assignment problem considered here, it is enough to use the “greedy” algo-
rithm from [9] that is a sequence of steps, at each of which a vertex v is selected in B and carried
to A. The initial meanings are A = ? and B = V, and the vertex v is selected in the following
way.
Let d be the sum of weights of the edges incident with v and c the sum of weights of edges
connecting v with the vertices of A. The transfer of the vertex v from B to A changes the sum of
weights of edges connecting the vertices of A with the vertices of B by d – 2c. At the first step,
this value is equal to d. At the subsequent steps it can be negative. At any step, the vertex v with
maximum value of d – 2c is selected. The process comes to the end when this value is not posi-
tive for all the vertices in B.
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CALCULATION  OF  TRANSITION  PROBABILITIES
To calculate the probabilities of transitions between states of an automaton, the following
assumption are accepted: the automaton must be completely specified; all the states are mutually
accessible, i. e. for any two states there exists an input sequence, which transfers the automaton
from one of them to the other. The automaton is supposed to be working infinitely long.
The probability of transition from state qi to state qj caused by input a is equal to the prob-
ability of input a. If there are several inputs causing the transition from state qi to state qj, the
conditional probability p?ij of this transition is equal to the sum of those probabilities. The condi-
tion is that the automaton is at the set qi. The absolute probability pij of transition from state qi to
state qj during all the time the automaton working is equal to Pi p?ij where Pi is the probability of
the automaton being at the state qi.
To calculate the probabilities Pi, i = 1, 2, …, |Q|, the Chapmann – Kolmogorov equations
for discrete-time Markov Chains [10] can be used. This method is used also in [5]. Similarly to
Kirchhoff’s low of electrical engineering, one may say that the sum of the transition probabili-
ties to some state is equal to the sum of the transition probabilities from this state. Based on the
considerations above, the following equations can be derived:
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The probabilities p?ij must be known. So, having solved this system of equations the prob-
abilities Pi will be obtained. As it was said above, the absolute probability pij is defined as
pij = Pi p?ij.
EXAMPLE
The model of automaton with abstract state [11] is used here, which is described by one
multi-valued variable q and many Boolean input and output variables, x1, x2, …, xn and
y1, y2, …, ym instead of a and b, respectively. Let the transitions between states of a given auto-
maton be shown in Table 1 where rows and columns correspond to the states of the automaton,
and the entry at i-th row and j-th column is the condition of transition from qi to qj.
Table 1
Conditions of transitions between states
q1 q2 q3 q4 q5 q6
q1 – – – 0 – – – 1
q2 1 1 – 1 0 – – – 1 – – 0 1 0 – 1
q3 – – 1 – – – 0 –
q4 – 0 0 1 – 1 0 1 – – 0 0– – 1 –
q5 1 – 0 1 0 – 0 1 – – 0 0 – – 1 –
q6 1 1 – 1 1 1 – 0 0 – – – 1 0 – –
The automaton has six states and four input variables. The output variables are not taken
into consideration in this task. For example, the entry at the row q2 and column q3 shows that the
automaton goes from q2 to q3 when x1 = 1, x2 = 1, x4 = 1 and no matter what is x3 equal to. An
empty entry means that the corresponding transition does not exist.
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Assume that the probabilities of input signals are distributed uniformly. Then the condi-
tional probabilities p?ij of transitions (the transition from qi to qj when the automaton is at the
state qi) are represented in Table 2.
Table 2
Conditional probabilities of transitions
q1 q2 q3 q4 q5 q6
q1 0 0 0.5 0 0 0.5
q2 0 0 0.125 0.5 0.25 0.125
q3 0 0 0 0.5 0 0.5
q4 0.125 0 0.125 0 0 0.75
q5 0 0 0.125 0.125 0.25 0.5
q6 0 0.125 0.125 0.5 0.25 0
To  find  out  the  probabilities  of  states  of  the  automaton,  the  following  equation  system
must be solved:
0.125??4 = ?1;
0.125??6 = ?2;
0.5??1 + 0.125??2 + 0.125??4 + 0.125??5 + 0.125 ?6 = ?3;
0.5??2 + 0.5 ?3 + 0.125 ?5 + 0.5??6 = ?4;
0.25 ?2 + 0.25 ?5 + 0.25??6 = ?5;
0.5 ?1 + 0.125??2 + 0.5 ?3 + 0.75??4 + 0.5??5 = ?6;
?1 + ?2 + ?3 + ?4 + ?5 + ?6 = 1.
Having solved these equations with allowed accuracy we obtain ?1 = 0.0351, ?2 = 0.0469,
?3 = 0.1230, ?4 = 0.2808, ?5 = 0.1507 and??6 = 0.3752. The absolute probabilities pij of transi-
tions are shown in Table 3.
Table 3
Absolute probabilities of transitions
q1 q2 q3 q4 q5 q6
q1 0 0 0.0175 0 0 0.0175
q2 0 0 0.0059 0.0234 0.0117 0.0059
q3 0 0 0 0.0615 0 0.0615
q4 0.0351 0 0.0351 0 0 0.2106
q5 0 0 0.0188 0.0188 0.0377 0.0753
q6 0 0.0469 0.0469 0.1876 0.0938 0
The edge weights wst = 1 – p*st of graph G where p*st is the probability of the transition in
both directions between the states qs and qt respective to vertices vs and vt are shown in Table 4.
Table 4
Edge weights of graph G
v2 v3 v4 v5 v6
v1 1 0.9825 0.9649 1 0.9825
v2  0.9941 0.9766 0.9883 0.9472
v3 0.9034 0.9812 0.8916
v4 0.9812 0.6018
v5 0.8309
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In  the  description  of  the  further  process  of  state  assignment  of  the  given  automaton,  the
following designations are used:
d(vi) is the sum of weights of the edges incident with vertex vi;
hj(vi) = d(vi) – 2cj(vi) where cj(vi) is the sum of weights of the edges connecting vi ? B with
the vertices of the set A at the beginning of the j-th step of partitioning the set V;
zr(qs) is the value of the r-th component of the code of the state qs.
According to Table 4 we have d(v1) = 4.9299, d(v2) = 4.9062, d(v3) = 4.7528,
d(v4) = 4.4279, d(v5) = 4.5525 and d(v6) = 4.254. As A = ? at the beginning of the first step of
partitioning the set V, c1(vi) = 0 and h1(vi) = d(vi) – 2c1(vi) = d(vi) for any vi ? B. The maximum
is d(v1) = 4.9299 and the result of the first step is A = {v1} and B = {v2, v3, v4, v5, v6}.
At the second step we have h2(v2) = 2.9062, h2(v3) = 2.7878, h2(v4) = 2.4981,
h2(v5) = 2.5525 and h2(v6) = 2.289. The maximum is h2(v2) = 2.9062 and then A = {v1, v2} and
B = {v3, v4, v5, v6}.
At  the  third  step  we  have h3(v3) = 0.7996, h3(v4) = 0.5449, h3(v5) = 0.5759 and
h3(v6) = 0.3946. The maximum is h3(v3) = 0.7996 and then A = {v1, v2, v3} and B = {v4, v5, v6}.
The third step is the final one, because all the values of hj(vi) are negative after it.
The internal variable z1 is introduced with values z1(q1) = z1(q2) = z1(q3) = 0 and
z1(q4) = z1(q5) = z1(q6) = 1. After deleting the edges connecting the vertices of A with the vertices
of B, Table 4 is transformed into Table 5.
Table 5
Edge weights of graph G
v2 v3 v4 v5 v6
v1 1 0.9825
v2  0.9941
v3
v4  0.9812 0.6018
v5 0.8309
According to Table 5 we have d(v1) = 1.9825, d(v2) = 1.9941, d(v3) = 1.9766,
d(v4) = 1.583, d(v5) = 1.8121 and d(v6) = 1.4327. The maximum is d(v2) = 1.9941, and the result
of the first step of partitioning the set V is A = {v2} and B = {v1, v3, v4, v5, v6}.
Then, the vertex v5 is transferred from B to A because of the values h2(v1) = –0.0175,
h2(v3) = –0.0116, h2(v4) = 1.583, h2(v5) = 1.8121 and h2(v6) = 1.4327. All the values of hj(vi) be-
comes negative after this action, and the result of partitioning the set V is A = {v2, v5} and
B = {v1, v3, v4, v6}. The internal variable z2 is introduced with values z2(q2) = z2(q5) = 1 and
z2(q1) = z2(q3) = z2(q4) = z2(q6) = 0.
After deleting the edges between A and B, only two edges, v1v3 and v4v6, with the weights
0.9825 and 0.6018, respectively, remain in G, and the set V is partitioned into A = {v1, v4} and
B = {v2, v3, v5, v6}. As a result of the process of state assignment is the following encoding of the
states: q1 – 000, q2 – 011, q3 – 001, q4 – 100, q5 – 111, q6 – 101.
The quality of a solution of the state assignment problem can be appreciated by the value
of D = ?p*ij(dij – 1) where p*ij is the probability of the transition between states qi and qj in both
directions, dij is the Hamming distance between the codes of qi and qj, and summation is made
over all the pairs of states. This value was introduced in [5]. Evidently, the less value of D, the
better solution, and D = 0 if any transition between states corresponds to switching only one
memory element in the circuit implementing the automaton.
For the variant of encoding obtained above we have D = 0.2513. If we take arbitrary en-
coding, i. e. assign to the states q1, q2, q3, q4, q5, q6 the sequence of natural numbers with zero in
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binary system – 000, 001, 010, 011, 100, 101 – then we obtain D = 0.7944. It is clear that the
first variant is better then the second one.
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